
Vishay Siliconix



E Series Power MOSFET

PRODUCT SUMMA	RY	
V _{DS} (V) at T _J max.	550)
R _{DS(on)} max. at 25 °C (Ω)	$V_{GS} = 10 V$	0.380
Q _g max. (nC)	50	
Q _{gs} (nC)	6	
Q _{gd} (nC)	10	
Configuration	Sing	le



N-Channel MOSFET

FEATURES

- Low figure-of-merit (FOM) Ron x Qa
- Low input capacitance (Ciss)
- · Reduced switching and conduction losses
- Low gate charge (Q_a)
- Avalanche energy rated (UIS)
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

APPLICATIONS

- Computing
 - PC silver box / ATX power supplies
- Lighting
 - Two stage LED lighting
- Consumer electronics
- Applications using hard switched topologies
 - Power factor correction (PFC)
 - Two switch forward converter
 - Flyback converter
- Switch mode power supplies (SMPS)

ORDERING INFORMATION Package DPAK (TO-252) Lead (Pb)-free and Halogen-free SiHD12N50E-GE3

PARAMETER			SYMBOL	LIMIT	UNIT
Drain-Source Voltage		V _{DS}	500	- V	
Gate-Source Voltage			V _{GS}	± 30	v
Continuous Drain Current (T 150 °C)	V _{GS} at 10	$V = \frac{T_{C} = 25 \text{ °C}}{T_{C} = 100 \text{ °C}}$	1	10.5	
Continuous Drain Current ($T_J = 150 \ ^\circ C$)	V _{GS} at 10	v T _C = 100 °C	ID	6.6	А
Pulsed Drain Current ^a			I _{DM}	21	
Linear Derating Factor				0.91	W/°C
Single Pulse Avalanche Energy ^b			E _{AS}	103	mJ
Maximum Power Dissipation			PD	114	W
Operating Junction and Storage Temperature	Range		T _J , T _{stg}	-55 to +150	°C
Drain-Source Voltage Slope	$V_{DS} = 0$	V to 80 % V _{DS}	d\//dt	70	1//20
Reverse Diode dV/dt ^d	·		dV/dt	27	V/ns
Soldering Recommendations (Peak Temperatu	ıre) ^c f	or 10 s		300	°C

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature.

b. V_{DD} = 50 V, starting T_J = 25 °C, L = 28.2 mH, R_g = 25 Ω , I_{AS} = 2.7 A.

c. 1.6 mm from case.

d. $I_{SD} \leq I_D$, dl/dt = 100 A/µs, starting T_J = 25 °C.

THERMAL RESISTANCE RATI	NGS			
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R _{thJA}	-	62	°C/W
Maximum Junction-to-Case (Drain)	R _{thJC}	-	1.1	0/10

S15-0278-Rev. B, 23-Feb-15

For technical questions, contact: hvm@vishay.com

Document Number: 91636



1



Vishay Siliconix

PARAMETER	SYMBOL	TES	T CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static		•		•		•	
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} :	= 0 V, I _D = 250 μΑ	500	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Referenc	e to 25 °C, I _D = 1 mA	-	0.60	-	V/°C
Gate-Source Threshold Voltage (N)	V _{GS(th)}	V _{DS} =	= V _{GS} , I _D = 250 μΑ	2.0	-	4.0	V
			V _{GS} = ± 20 V	-	-	± 100	nA
Gate-Source Leakage	I _{GSS}		V _{GS} = ± 30 V	-	-	± 1	μA
Zaus Osta Valta na Dusia Ormant		V _{DS} =	= 500 V, V _{GS} = 0 V	-	-	1	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 400 \	/, V _{GS} = 0 V, T _J = 125 °C	-	-	10	μA
Drain-Source On-State Resistance	R _{DS(on)}	$V_{GS} = 10 V$	I _D = 6 A	-	0.330	0.380	Ω
Forward Transconductance		V _{DS}	s = 30 V, I _D = 6 A	-	3.1	-	S
Dynamic				•			
Input Capacitance	C _{iss}		V _{GS} = 0 V,		886	-	-
Output Capacitance	C _{oss}	$V_{GS} = 0 V,$ $V_{DS} = 100 V,$		-	52	-	
Reverse Transfer Capacitance	C _{rss}		f = 1 MHz	-	6	-	
Effective Output Capacitance, Energy Related ^a	C _{o(er)}			-	45	-	pF
Effective Output Capacitance, Time Related ^b	C _{o(tr)}	- V _{DS} = 0 V	/ to 400 V, V _{GS} = 0 V	-	131	-	
Total Gate Charge	Qg			-	25	50	
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V	I _D = 6 A, V _{DS} = 400 V	-	6	-	nC
Gate-Drain Charge	Q _{gd}			-	10	-	
Turn-On Delay Time	t _{d(on)}			-	13	26	
Rise Time	t _r	$V_{DD} = 400 \text{ V}, \text{ I}_{D} = 6 \text{ A}, \\ V_{GS} = 10 \text{ V}, \text{ R}_{g} = 9.1 \Omega$		-	16	32	ns
Turn-Off Delay Time	t _{d(off)}			-	29	58	
Fall Time	t _f			-	12	24	
Gate Input Resistance	Rg	f = 1 MHz, open drain		-	0.92	-	Ω
Drain-Source Body Diode Characteristic	s			•			
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the		-	-	10.5	
Pulsed Diode Forward Current	I _{SM}	integral revers p - n junction		-	-	21	A
Diode Forward Voltage	V _{SD}	T _J = 25 °C	C, I _S = 7.5 A, V _{GS} = 0 V	-	-	1.2	V
Reverse Recovery Time	t _{rr}			-	244	-	ns
Reverse Recovery Charge	Q _{rr}		$T_J = 25 \text{ °C}, I_F = I_S = 6 \text{ A},$		2.5	-	μC
Reverse Recovery Current	I _{RRM}	ai/dt =	100 A/µs, V _R = 25 V	-	19	-	A

Notes

a. $C_{oss(er)}$ is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DSS} . b. $C_{oss(tr)}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DSS} .



Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - C_{oss} and E_{oss} vs. V_{DS}

3

Document Number: 91636

For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



Vishay Siliconix




Fig. 7 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Typical Source-Drain Diode Forward Voltage




Fig. 9 - Maximum Safe Operating Area




Fig. 10 - Maximum Drain Current vs. Case Temperature





Fig. 11 - Temperature vs. Drain-to-Source Voltage

4

For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



Vishay Siliconix








Fig. 13 - Switching Time Test Circuit




Fig. 14 - Switching Time Waveforms




Fig. 15 - Unclamped Inductive Test Circuit




Fig. 16 - Unclamped Inductive Waveforms




Fig. 17 - Basic Gate Charge Waveform




Fig. 18 - Gate Charge Test Circuit

S15-0278-Rev. B, 23-Feb-15

5

Document Number: 91636

For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



Vishay Siliconix

Peak Diode Recovery dV/dt Test Circuit




Fig. 19 - For N-Channel


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91636.



Package Information

Vishay Siliconix

TO-252AA (HIGH VOLTAGE)



DIM.	MILLI	METERS	INCHES	
	MIN.	MAX.	MIN.	MAX.
E	6.40	6.73	0.252	0.265
L	1.40	1.77	0.055	0.070
L1	2.74	2.743 REF		B REF
L2	0.508	3 BSC	0.020 BSC	
L3	0.89	1.27	0.035	0.050
L4	0.64	1.01	0.025	0.040
D	6.00	6.22	0.236	0.245
Н	9.40	10.40	0.370	0.409
b	0.64	0.88	0.025	0.035
b2	0.77	1.14	0.030	0.045
b3	5.21	5.46	0.205	0.215
е	2.286	5 BSC	0.090 BSC	
А	2.20	2.38	0.087	0.094
A1	0.00	0.13	0.000	0.005
С	0.45	0.60	0.018	0.024
c2	0.45	0.58	0.018	0.023
D1	5.30	-	0.209	-
E1	4.40	-	0.173	-
θ	0'	10'	0'	10'

Notes

1. Package body sizes exclude mold flash, protrusion or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 0.10 mm per side.

2. Package body sizes determined at the outermost extremes of the plastic body exclusive of mold flash, gate burrs and interlead flash, but including any mismatch between the top and bottom of the plastic body.

3. The package top may be smaller than the package bottom.

4. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.10 mm total in excess of "b" dimension at maximum material condition. The dambar cannot be located on the lower radius of the foot.



Vishay Siliconix

RECOMMENDED MINIMUM PADS FOR DPAK (TO-252)



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Vishay: SIHD12N50E-GE3