

STP10LN80K5

N-channel 800 V, 0.55 Ω typ., 8 A MDmesh™ K5 Power MOSFET in a TO-220 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	e V _{DS} R _{DS(on)} max.		I _D
STP10LN80K5	800 V	0.63 Ω	8 A

- Industry's lowest R_{DS(on)} x area
- Industry's best figure of merit (FoM)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STP10LN80K5	10LN80K5	TO-220	Tube

Contents STP10LN80K5

Contents

1	Electric	cal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	·cuits	9
4	Packag	e information	10
	4.1	TO-220 type A package information	11
5	Revisio	n history	13

STP10LN80K5 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V_{GS}	Gate-source voltage	± 30	V	
I _D	Drain current (continuous) at T _C = 25 °C	8	Α	
I _D	Drain current (continuous) at T _C = 100 °C	5	Α	
I _{DM} ⁽¹⁾	Drain current (pulsed)	32	Α	
P _{TOT}	Total dissipation at T _C = 25 °C	110	W	
dv/dt (2)	Peak diode recovery voltage slope	4.5		
dv/dt (3)	MOSFET dv/dt ruggedness	50	V/ns	
T _j	Operating junction temperature	55 to 450		
T _{stg}	Storage temperature	- 55 to 150	°C	

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	1.14	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	62.5	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax})	2.7	А
E _{AS}	Single pulse avalanche energy (starting T_j = 25 °C, I_D = I_{AR} , V_{DD} = 50 V)	240	mJ

 $^{^{(1)}}$ Pulse width limited by safe operating area

 $^{^{(2)}}I_{SD} \leq$ 8 A, di/dt 100 A/ μ s; V $_{DS}$ peak < V $_{(BR)DSS}$, V $_{DD}$ = 640 V

 $^{^{(3)}}V_{DS} \le 640 \text{ V}$

Electrical characteristics STP10LN80K5

2 Electrical characteristics

T_C = 25 °C unless otherwise specified

Table 5: On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_{D} = 1 \text{ mA}$	800			٧
		$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$			1	μΑ
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$ $T_{C} = 125 \text{ °C}$			50	μΑ
I _{GSS}	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DD} = V_{GS}, I_D = 100 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 4 \text{ A}$		0.55	0.63	Ω

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		ı	427	-	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	ı	43	-	pF
C_{rss}	Reverse transfer capacitance	VG3 - 0 V	-	0.25	-	pF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	V _{DS} = 0 to 640 V,	1	72	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	$V_{GS} = 0 V$		27	-	pF
R_g	Intrinsic gate resistance	$f = 1 \text{ MHz}$, $I_D = 0 \text{ A}$	ı	7	-	Ω
Q_g	Total gate charge	$V_{DD} = 640 \text{ V}, I_D = 8 \text{ A}$	-	15	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 10 V	-	4.2	-	nC
Q_{gd}	Gate-drain charge	See Figure 16: "Test circuit for gate charge behavior"	-	9	-	nC

Notes:

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V_{DD} = 400 V, I_{D} = 4 A, R_{G} = 4.7 Ω	-	11.8	1	ns
t _r	Rise time	V _{GS} = 10 V	-	10	1	ns
t _{d(off)}	Turn-off delay time	See Figure 15: "Test circuit for resistive load switching times"	-	28	1	ns
t _f	Fall time	and Figure 20: "Switching time waveform"	-	13	-	ns

 $^{^{(1)}}$ Time related is defined as a constant equivalent capacitance giving the same charging time as Coss when V_{DS} increases from 0 to 80% V_{DSS}

 $^{^{(2)}}$ Energy related is defined as a constant equivalent capacitance giving the same stored energy as Coss when V_{DS} increases from 0 to 80% V_{DSS}

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		8	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		32	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 8 A, V _{GS} = 0 V	-		1.5	V
t _{rr}	Reverse recovery time	$I_{SD} = 8 \text{ A, di/dt} = 100 \text{ A/µs,V}_{DD} =$	-	350		ns
Q _{rr}	Reverse recovery charge	60 V See Figure 17: "Test circuit for inductive load switching and diode recovery times"	-	3.9		μC
I _{RRM}	Reverse recovery current		-	22.5		Α
t _{rr}	Reverse recovery time	I _{SD} = 8 A, di/dt = 100 A/μs V _{DD} =	-	505		ns
Q _{rr}	Reverse recovery charge	60 V, T _i = 150 °C See Figure 17: "Test circuit for inductive load switching and diode recovery times"	-	5		μC
I _{RRM}	Reverse recovery current		-	20		Α

Notes:

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage	I_{GS} = ± 1mA, I_{D} = 0 A	30		1	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.

⁽¹⁾Pulse width limited by safe operating area

 $^{^{(2)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%

10⁻¹

10⁻¹

10°

10¹


10²


 10^{3}


2.2 Electrical characteristics (curves)

 $\overline{V}_{DS}(V)$

Figure 3: Thermal impedance $\begin{array}{c} K \\ \delta = 0.5 \\ \hline \delta = 0.2 \\ \hline \delta = 0.1 \\ \hline 10^{-1} \\ \hline \\ \delta = 0.02 \\ \hline \\ \delta = 0.02 \\ \hline \\ \delta = 0.02 \\ \hline \\ \delta = 0.01 \\ \hline \\ 10^{-2} \\ \hline \\ 10^{-5} \\ \hline \\ 10^{-4} \\ \hline \\ 10^{-3} \\ \hline \\ 10^{-3} \\ \hline \\ 10^{-2} \\ \hline \\ 10^{-1} \\ \hline \\ t_p(s) \\ \hline \end{array}$







STP10LN80K5 Electrical characteristics

Figure 8: Capacitance variations C (pF) GIPG151020151325CVR 10³ C_{ISS} 10² f = 1 MHz Coss 10¹ C_{RSS} 10 ° 10⁻¹ ∇ _{DS}(V) 10⁻¹ 10¹ 10^{2}

Figure 10: Normalized on-resistance vs temperature

R_{DS(on)} GIPG151020151154RON

2.6 V_{GS} = 10 V

2.2

1.8

1.4

1.0

0.6


0.2


-50


0 50


100

T_j (°C)









STP10LN80K5 Test circuits

3 Test circuits





Figure 16: Test circuit for gate charge behavior


12 V 47 kΩ 100 nF 1 kΩ


Vos 16 CONST 100 nF 1 kΩ

AM01466y1

Figure 17: Test circuit for inductive load switching and diode recovery times







4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

STP10LN80K5 Package information

4.1 TO-220 type A package information

Figure 21: TO-220 type A package outline




Table 10: TO-220 type A mechanical data

Dim	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	mm	
Dim.	Min.	Тур.	Max.
А	4.40		4.60
b	0.61		0.88
b1	1.14		1.70
С	0.48		0.70
D	15.25		15.75
D1		1.27	
Е	10		10.40
е	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13		14
L1	3.50		3.93
L20		16.40	
L30		28.90	
øΡ	3.75		3.85
Q	2.65		2.95

STP10LN80K5 Revision history

5 Revision history

Table 11: Document revision history

Date	Revision	Changes
10-Jun-2015	1	First release.
14-Dec-2015	2	Datasheet promoted from preliminary data to production data Modified: Table 2: "Absolute maximum ratings", Table 3: "Thermal data", Table 4: "Avalanche characteristics", Table 5: "On/off-state", Table 6: "Dynamic", Figure 2: "Safe operating area", Figure 3: "Thermal impedance", Figure 4: "Output characteristics" and Figure 7: "Static drain-source on-resistance" Minor text changes

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics: STP10LN80K5