#### **Features**

- Incorporates the ARM7TDMI® ARM® Thumb® Processor Core
  - High-performance 32-bit RISC Architecture
  - High-density 16-bit Instruction Set
  - Leader in MIPS/Watt
  - Embedded ICE (In-Circuit Emulation)
- 8K Bytes On-chip SRAM
  - 32-bit Data Bus
  - Single-clock Cycle Access
- Fully-programmable External Bus Interface (EBI)
  - Maximum External Address Space of 64M Bytes
  - Up to 8 Chip Selects
  - Software Programmable 8-/16-bit External Data Bus
- 8-level Priority, Individually Maskable, Vectored Interrupt Controller
  - 4 External Interrupts, Including a High-priority Low-latency Interrupt Request
- 32 Programmable I/O Lines
- 3-channel 16-bit Timer/Counter
  - 3 External Clock Inputs
  - 2 Multi-purpose I/O Pins per Channel
- 2 USARTs
  - 2 Dedicated Peripheral Data Controller (PDC) Channels per USART
- Programmable Watchdog Timer
- Advanced Power-saving Features
  - CPU and Peripheral Can be Deactivated Individually
- Fully Static Operation: 0 Hz to 40 MHz Internal Frequency Range at 3.0 V, 85°C
- 1.8V to 3.6V Operating Range
- Available in a 100-lead TQFP Package

#### **Description**

The AT91M40800 microcontroller is a member of the Atmel AT91 16-/32-bit microcontroller family, which is based on the ARM7TDMI processor core. This processor has a high-performance 32-bit RISC architecture with a high-density 16-bit instruction set and very low power consumption. In addition, a large number of internally banked registers result in very fast exception handling, making the device ideal for real-time control applications.

The AT91M40800 microcontroller features a direct connection to off-chip memory, including Flash, through the fully-programmable External Bus Interface (EBI). An eight-level priority vectored interrupt controller, in conjunction with the Peripheral Data Controller, significantly improves the real-time performance of the device.

The device is manufactured using Atmel's high-density CMOS technology. By combining the ARM7TDMI processor core with on-chip high-speed memory and a wide range of peripheral functions on a monolithic chip, the AT91M40800 is a powerful microcontroller that offers a flexible, cost-effective solution to many compute-intensive embedded control applications.



# AT91 ARM® Thumb® Microcontrollers

# AT91M40800 Electrical Characterisitics





## **Absolute Maximum Ratings\***

Operating Temperature (Industrial)40° C to + 85° C
Storage Temperature60°C to + 150°C
Voltage on Any Input Pin with Respect to Ground0.5V to + 5.5V
Maximum Operating Voltage4.6V
DC Output Current6 mA

\*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

The following characteristics are applicable to the Operating Temperature range:  $T_A = -40^{\circ}\,\text{C}$  to  $+85^{\circ}\,\text{C}$ , unless otherwise specified and are certified for a Junction Temperature up to  $T_J = 100^{\circ}\text{C}$ .

Table 1. DC Characteristics

Symbol	Parameter	Conditions		Min	Тур	Max	Units
$V_{DD}$	DC Supply					3.6	V
V <sub>IL</sub>	Input Low Voltage	V <sub>DD</sub> = 3.3V	$V_{DD} = 3.3V$			0.8	V
V <sub>IH</sub>	Input High Voltage	V <sub>DD</sub> = 3.3V	V <sub>DD</sub> = 3.3V				V
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 2.0 \text{ mA}, V_{DD} = 3.3 \text{V}$	$I_{OL} = 2.0 \text{ mA}, V_{DD} = 3.3 \text{V}$			0.4	V
V <sub>OH</sub>	Output High Voltage	$I_{OH} = 2.0 \text{ mA}, V_{DD} = 3.3 \text{V}$	I <sub>OH</sub> = 2.0 mA, V <sub>DD</sub> = 3.3V				٧
I <sub>LEAK</sub>	Input Leakage Current					4	μΑ
I <sub>PULL</sub>	Input Pull-up Current	$V_{DD} = 3.6V, V_{IN} = 0V$				350	μA
C <sub>IN</sub>	Input Capacitance					6.6	pF
		V <sub>DD</sub> = 3.6V; MCKI = 0 Hz	T <sub>A</sub> = 25° C			12.5	
I <sub>SC</sub>		All inputs driven TMS, TDI, TCK, NRST = 1	T <sub>A</sub> = 85° C			250	μA

## **Power Consumption**

The values in the following tables are measured values in the operating conditions indicated (i.e.,  $V_{DD}=3.3V$  or 2.0V,  $T_A=25^{\circ}\,C$ ) on the AT91EB40 Evaluation Board.

Table 2. Power Consumption

		V	DD	
Mode	Conditions	2.0V	3.3V	Unit
Reset		0.06	0.10	
Normal	Fetch in ARM mode out of internal SRAM All peripheral clocks activated	1.38	4.63	
Normai	Fetch in ARM mode out of internal SRAM All peripheral clocks deactivated	1.04	3.44	mW/MHz
Idla	All peripheral clocks activated	0.61	2.06	
Idle	All peripheral clocks deactivated	0.19	0.79	

Table 3. Power Consumption per Peripheral

	V <sub>DD</sub>		
Peripheral	2.0V	3.3V	Unit
PIO Controller	0.01	0.16	
Timer/Counter Channel	0.01	0.15	\A//N 41 I
Timer/Counter Block (3 Channels)	0.02	0.35	mW/MHz
USART	0.03	0.40	



# Thermal and Reliability Considerations

#### **Thermal Data**

In Table 4, the device lifetime is estimated with the MIL-217 standard in the "moderately controlled" environmental model (this model is described as corresponding to an installation in a permanent rack with adequate cooling air), depending on the device Junction Temperature. (For details see the section "Junction Temperature" on page 5.)

Note that the user must be extremely cautious with this MTBF calculation: as the MIL-217 model is pessimistic with respect to observed values due to the way the data/models are obtained (test under severe conditions). The life test results that have been measured are always better than the predicted ones.

Table 4. MTBF Versus Junction Temperature

Junction Temperature (T <sub>J</sub> ) (°C)	Estimated Lifetime (MTBF) (Year)
100	40
125	22
150	12
175	7

Table 5 summarizes the thermal resistance data related to the package of interest.

Table 5. Thermal Resistance Data

Symbol	Parameter	Condition	Package	Тур	Unit
$\theta_{JA}$	Junction-to-ambient thermal resistance	Still Air	TQFP100	40	°C/
$\theta_{JC}$	Junction-to-case thermal resistance		TQFP100	6.4	VV

**Reliability Data** 

The number of gates and the device die size are provided for the user to calculate reliability data with another standard and/or in another environmental model.

Table 6. Reliability Data

Parameter	Data	Unit
Number of Logic Gates	272	K gates
Number of Memory Gates	400	K gates
Device Die Size	17.6	mm <sup>2</sup>

#### **Junction Temperature**

The average chip-junction temperature  $T_J$  in  ${}^{\circ}C$  can be obtained from the following:

- 1.  $T_J = T_A + (P_D \times \theta_{JA})$
- 2.  $T_J = T_A + (P_D \times (\theta_{HEATSINK} + \theta_{JC}))$

#### Where:

- $\theta_{JA}$  = package thermal resistance, Junction-to-ambient (°C/W), provided in Table 5 on page 4.
- $\theta_{JC}$  = package thermal resistance, Junction-to-case thermal resistance (°C/W), provided in Table 5 on page 4.
- θ<sub>HEAT SINK</sub> = cooling device thermal resistance (°C/W), provided in the device datasheet.
- P<sub>D</sub> = device power consumption (W) estimated from data provided in the section "Power Consumption" on page 3.
- $T_{\Delta}$  = ambient temperature (°C).

From the first equation, the user can derive the estimated lifetime of the chip and thereby decide if a cooling device is necessary or not. If a cooling device is to be fitted on the chip, the second equation should be used to compute the resulting average chipjunction temperature  $T_J$  in °C.





#### **Conditions**

#### **Timing Results**

The delays are given as typical values in the following conditions:

- $V_{DD} = 3.3V$
- Ambient Temperature = 25° C
- Load Capacitance = 0 pF
- The output level change detection is 0.5 x V<sub>DD</sub>
- The input level is 0.3 x V<sub>DD</sub> for a low-level detection and is 0.7 x V<sub>DD</sub> for a high level detection.

The minimum and maximum values given in the AC characteristics tables of this datasheet take into account the process variation and the design.

In order to obtain the timing for other conditions, the following equation should be used:

$$t = \delta_{T^{\circ}} \times \delta_{VDD} \times (t_{DATASHEET} + \sum C_{SIGNAL} \times \delta_{CSIGNAL}))$$

#### Where:

- $\delta_T^{\circ}$  is the derating factor in temperature given in Figure 1.
- $\delta_{VDD}$  is the derating factor for the Power Supply given in Figure 2.
- t<sub>DATASHEET</sub> is the minimum or maximum timing value given in this datasheet for a load capacitance of 0 pF.
- $C_{SIGNAL}$  is the capacitance load on the considered output pin.<sup>(1)</sup>
- $\delta_{CSIGNAL}$  is the load derating factor depending on the capacitance load on the related output pins given in Min and Max values in this datasheet.

The input delays are given as typical values.


The input delays are given as typical value.

 The user must take into account the package capacitance load contribution (C<sub>IN</sub>) described in Table 1 on page 2.

# Temperature Derating Factor


6

Figure 1. Derating Curve for Different Operating Temperatures



# **Supply Voltage Derating Factor**

Figure 2. Derating Curve for Different Supply Voltages



Note: This derating factor is applicable only to timings related to output pins.





#### **Clock Waveforms**

Table 7. Master Clock Waveform Parameters

Symbol	Parameter	Conditions	Min	Max	Units
1/(t <sub>CP</sub> )	Oscillator Frequency			47.7	MHz
t <sub>CP</sub>	Oscillator Period		21.0		ns
t <sub>CH</sub>	High Half-period		9.1		ns
t <sub>CL</sub>	Low Half-period		9.4		ns

Table 8. Clock Propagation Times

Symbol	Parameter	Conditions	Min	Max	Units
	Rising Edge Propagation Time	C <sub>MCKO</sub> = 0 pF	4.2	6.6	ns
<sup>T</sup> CDLH		C <sub>MCKO</sub> derating	0.034	0.053	ns/pF
	Falling Edge Dyenogotion Time	C <sub>MCKO</sub> = 0 pF	4.5	7.1	ns
T <sub>CDHL</sub>	Palling Edge Propagation Time	C <sub>MCKO</sub> derating	0.042	0.066	ns/pF

Figure 3. Clock Waveform





Table 9. NRST to MCKO

Symbol	Parameter	Min	Max	Units
t <sub>D</sub>	NRST Rising Edge to MCKO Valid Time	3(t <sub>CP</sub> /2)	7(t <sub>CP</sub> /2)	ns

Figure 4. MCKO Relative to NRST







#### **AC Characteristics**

#### **EBI Signals Relative to MCKI**

The following tables show timings relative to operating condition limits defined in the section "Timing Results" on page 6. See Figure 5 on page 14.

Table 10. General-purpose EBI Signals

Symbol	Parameter	Conditions	Min	Max	Units
EDI	MCKI Folling to NLIP Volid	C <sub>NUB</sub> = 0 pF	5.4	11.7	ns
EBI <sub>1</sub>	MCKI Falling to NUB Valid	C <sub>NUB</sub> derating	0.034	0.066	ns/pF
EDI	MCKI Falling to NLB/A0 Valid	C <sub>NLB</sub> = 0 pF	4.3	8.7	ns
EBI <sub>2</sub>		C <sub>NLB</sub> derating	0.038	0.062	ns/pF
EDI	MCKI Falling to A1 - A23 Valid	$C_{ADD} = 0 pF$	4.2	10.0	ns
EBI <sub>3</sub>		C <sub>ADD</sub> = derating	0.038	0.066	ns/pF
EDI	MCKI Falling to Chip Select	C <sub>NCS</sub> = 0 pF	4.6	10.4	ns
EBI <sub>4</sub>	Change	C <sub>NCS</sub> derating	0.038	0.057	ns/pF
EBI <sub>5</sub>	NWAIT Setup before MCKI Rising		0.6		ns
EBI <sub>6</sub>	NWAIT Hold after MCKI Rising		3.2		ns

Table 11. EBI Write Signals

Symbol	Parameter	Conditions	Min	Max	Units
EDI	MCKI Dising to NIMD Active (No Meit Chate)	C <sub>NWR</sub> = 0 pF	4.3	7.1	ns
EBI <sub>7</sub>	MCKI Rising to NWR Active (No Wait States)	C <sub>NWR</sub> derating	0.042	0.066	ns/pF
EDI	MCKI Dising to NIMD Active (Meit States)	C <sub>NWR</sub> = 0 pF	5.0	8.2	ns
EBI <sub>8</sub>	MCKI Rising to NWR Active (Wait States)	C <sub>NWR</sub> derating	0.042	0.066	ns/pF
EDI	MCKI Folling to NIMD Inactive (No Moit States)	C <sub>NWR</sub> = 0 pF	4.9	8.0	ns
EBI <sub>9</sub>	MCKI Falling to NWR Inactive (No Wait States)	C <sub>NWR</sub> derating	0.034	0.053	ns/pF
EDI	MCKI Diging to NIMD Inpating (Mait States)	C <sub>NWR</sub> = 0 pF	5.0	8.2	ns
EBI <sub>10</sub>	MCKI Rising to NWR Inactive (Wait States)	C <sub>NWR</sub> derating	0.034	0.053	ns/pF
EDI	MCKI Biging to DO D15 Out Valid	C <sub>DATA</sub> = 0 pF	4.1	8.6	ns
EBI <sub>11</sub>	MCKI Rising to D0 - D15 Out Valid	C <sub>DATA</sub> derating	0	0.066	ns/pF
EDI	NIMP High to NI IP Change	C <sub>NUB</sub> = 0 pF	3.3	7.6	ns
EBI <sub>12</sub>	NWR High to NUB Change	C <sub>NUB</sub> derating	0.034	0.066	ns/pF
EDI	NIMP High to NI P/AG Change	C <sub>NLB</sub> = 0 pF	2.8	4.6	ns
EBI <sub>13</sub>	NWR High to NLB/A0 Change	C <sub>NLB</sub> derating	0.042	0.066	ns/pF
EDI	NIMP High to A1 A00 Change	C <sub>ADD</sub> = 0 pF	2.7	6.5	ns
EBI <sub>14</sub>	NWR High to A1 - A23 Change	C <sub>ADD</sub> derating	0.042	0.066	ns/pF
EDI	NIMP High to Chin Colort Inactive	C <sub>NCS</sub> = 0 pF	3.2	6.4	ns
EBI <sub>15</sub>	NWR High to Chip Select Inactive	C <sub>NCS</sub> derating	0.034	0.066	ns/pF
		C = 0 pF	t <sub>CH</sub> - 0.9		ns
EBI <sub>16</sub>	Data Out Valid before NWR High (No Wait States) <sup>(1)</sup>	C <sub>DATA</sub> derating	-0.066		ns/pF
		C <sub>NWR</sub> derating	0.053		ns/pF
		C = 0 pF	n x t <sub>CP</sub> - 0.8 <sup>(2)</sup>		ns
EBI <sub>17</sub>	Data Out Valid before NWR High (Wait States) <sup>(1)</sup>	C <sub>DATA</sub> derating	-0.066		ns/pF
		C <sub>NWR</sub> derating	0.053		ns/pF
EBI <sub>18</sub>	Data Out Valid after NWR High		2.1		ns
EDI	NIM/D Minimum Dulgo Wielth /No Mait States (1)	C <sub>NWR</sub> = 0 pF	t <sub>CH</sub> + 0.4		ns
EBI <sub>19</sub>	NWR Minimum Pulse Width (No Wait States) <sup>(1)</sup>	C <sub>NWR</sub> derating	-0.013		ns/pF
EDI	NIMP Minimum Dulgo Width (Moit Ctatas)(1)	C <sub>NWR</sub> = 0 pF	n x t <sub>CP</sub> - 0.4 <sup>(2)</sup>		ns
EBI <sub>20</sub>	NWR Minimum Pulse Width (Wait States) <sup>(1)</sup>	C <sub>NWR</sub> derating	-0.013		ns/pF

Notes: 1. The derating factor should not be applied to t<sub>CH</sub> or t<sub>CP</sub> 2. n = number of standard wait states inserted.





Table 12. EBI Read Signals

Symbol	Parameter	Conditions	Min	Max	Units
EDI	MCKI Falling to NRD Active <sup>(1)</sup>	C <sub>NRD</sub> = 0 pF	5.0	9.0	ns
EBI <sub>21</sub>		C <sub>NRD</sub> derating	0.042	0.066	ns/pF
EDI	MCKI Rising to NRD Active <sup>(2)</sup>	C <sub>NRD</sub> = 0 pF	4.1	8.6	ns
EBI <sub>22</sub>		C <sub>NRD</sub> derating	0.042	0.066	ns/pF
	MONETURE AND DESCRIPTION (1)	C <sub>NRD</sub> = 0 pF	5.2	9.4	ns
EBI <sub>23</sub>	MCKI Falling to NRD Inactive <sup>(1)</sup>	C <sub>NRD</sub> derating	0.034	0.053	ns/pF
	MCKI Falling to NDD Inceting(2)	C <sub>NRD</sub> = 0 pF	4.9	7.7	ns
EBI <sub>24</sub>	MCKI Falling to NRD Inactive <sup>(2)</sup>	C <sub>NRD</sub> derating	0.034	0.053	ns/pF
EBI <sub>25</sub>	D0 - D15 In Setup before MCKI Falling Edge <sup>(5)</sup>		-0.3		ns
EBI <sub>26</sub>	D0 - D15 In Hold after MCKI Falling Edge <sup>(5)</sup>		4.0		ns
	NRD High to NUB Change	C <sub>NUB</sub> = 0 pF	4.1	8.4	ns
EBI <sub>27</sub>		C <sub>NUB</sub> derating	0.034	0.066	ns/pF
EDI	NRD High to NLB/A0 Change	C <sub>NLB</sub> = 0 pF	3.3	5.2	ns
EBI <sub>28</sub>		C <sub>NLB</sub> derating	0.042	0.066	ns/pF
EDI	NRD High to A1 - A23 Change	C <sub>ADD</sub> = 0 pF	3.2	7.1	ns
EBI <sub>29</sub>		C <sub>ADD</sub> derating	0.042	0.066	ns/pF
EDI	NRD High to Chip Select Inactive	C <sub>NCS</sub> = 0 pF	3.6	6.9	ns
EBI <sub>30</sub>		C <sub>NCS</sub> derating	0.034	0.066	ns/pF
ED!	Data Setup before NRD High <sup>(5)</sup>	C <sub>NRD</sub> = 0 pF	9.0		ns
EBI <sub>31</sub>	Data Setup before NRD High	C <sub>NRD</sub> derating	0.053		ns/pF
EDI	Data Hold offer NDD High <sup>(5)</sup>	C <sub>NRD</sub> = 0 pF	-2.4		ns
EBI <sub>32</sub>	Data Hold after NRD High <sup>(5)</sup>	C <sub>NRD</sub> derating	-0.034		ns/pF
EDI	NDD Minimum Dulos Width (1)(3)	C <sub>NRD</sub> = 0 pF	(n +1) t <sub>CP</sub> - 0.7 <sup>(4)</sup>		ns
EBI <sub>33</sub>	NRD Minimum Pulse Width <sup>(1)(3)</sup>	C <sub>NRD</sub> derating	-0.013		ns/pF
EDI	NRD Minimum Pulse Width <sup>(2)(3)</sup>	C <sub>NRD</sub> = 0 pF	n x t <sub>CP</sub> + (t <sub>CH</sub> - 0.9) <sup>(4)</sup>		ns
EBI <sub>34</sub>	NDD WITHING PUISE WIGHT-	C <sub>NRD</sub> derating	-0.013		ns/pF

- Notes: 1. Early Read Protocol.
  - 2. Standard Read Protocol.
  - 3. The derating factor should not be applied to  $t_{\text{CH}}$  or  $t_{\text{CP}}$
  - 4. n = number of standard wait states inserted.
  - 5. Only one of these two timings needs to be met.

Table 13. EBI Read and Write Control Signals. Capacitance Limitation

Symbol	Parameter	Conditions	Min	Max	Units
T <sub>CPLNRD</sub> <sup>(1)</sup>	Master Clock Low Due to NRD Capacitance	C <sub>NRD</sub> = 0 pF	10.8		ns
		C <sub>NRD</sub> derating	0.053		ns/pF
T <sub>CPLNWR</sub> <sup>(2)</sup>	Master CLock Low Due to NWR Capacitance	C <sub>NWR</sub> = 0 pF	8.6		ns
		C <sub>NWR</sub> derating	0.053		ns/pF


Notes:

- 1. If this condition is not met, the action depends on the read protocol intended for use.
  - ullet Early Read Protocol: Programing an additional  $t_{DF}$  (Data Float Output Time) cycle.
  - Standard Read Protocol: Programming an additional t<sub>DF</sub> Cycle and an additional wait state.
- 2. Applicable only for chip select programmed with 0 wait state. If this condition is not met, at least one wait state must be programmed.





Figure 5. EBI Signals Relative to MCKI



Notes: 1. Early Read Protocol.

14

2. Standard Read Protocol.

#### **Peripheral Signals**

#### **USART Signals**

The inputs have to meet the minimum pulse width and period constraints shown in Table 14 and Table 15, and represented in Figure 6.


Table 14. USART Input Minimum Pulse Width

Symbol	Parameter	Min Pulse Width	Units
US <sub>1</sub>	SCK/RXD Minimum Pulse Width	5(t <sub>CP</sub> /2)	ns

Table 15. USART Minimum Input Period

Symbol	Parameter	Min Input Period	Units
US <sub>2</sub>	SCK Minimum Input Period	9(t <sub>CP</sub> /2)	ns

Figure 6. USART Signals





#### **Timer/Counter Signals**

Due to internal synchronization of input signals, there is a delay between an input event and a corresponding output event. This delay is  $3(t_{CP})$  in Waveform Event Detection mode and  $4(t_{CP})$  in Waveform Total-count Detection mode. The inputs have to meet the minimum pulse width and minimum input period shown in Table 16 and Table 17, and as represented in Figure 7.


Table 16. Timer Input Minimum Pulse Width

Symbol	Parameter	Min Pulse Width	Units
TC <sub>1</sub>	TCLK/TIOA/TIOB Minimum Pulse Width	3(t <sub>CP</sub> /2)	ns

Table 17. Timer Input Minimum Period

Symbol	Parameter	Min Input Period	Units
TC <sub>2</sub>	TCLK/TIOA/TIOB Minimum Input Period	5(t <sub>CP</sub> /2)	ns

Figure 7. Timer Input



#### **Reset Signals**

A minimum pulse width is necessary, as shown in Table 18 and as represented in Figure 8.

Table 18. Reset Minimum Pulse Width

Symbol	Parameter	Min Pulse-width	Units
RST <sub>1</sub>	NRST Minimum Pulse Width	10(t <sub>CP</sub> )	ns

Figure 8. Reset Signal



Only the NRST rising edge is synchronized with MCKI. The falling edge is asynchronous.



# Advanced Interrupt Controller Signals

Inputs have to meet the minimum pulse width and minimum input period shown in Table 19 and Table 20 and represented in Figure 9.


Table 19. AIC Input Minimum Pulse Width

Symbol	Parameter	Min Pulse Width	Units
AIC <sub>1</sub>	FIQ/IRQ0/IRQ1/IRQ2/IRQ3 Minimum Pulse Width	3(t <sub>CP</sub> /2)	ns

Table 20. AIC Input Minimum Period

Symbol	Parameter	Min Input Period	Units
AIC <sub>2</sub>	AIC Minimum Input Period	5(t <sub>CP</sub> /2)	ns

Figure 9. AIC Signals




#### Parallel I/O Signals

The inputs have to meet the minimum pulse width shown in Table 21 and represented in Figure 10.

Table 21. PIO Input Minimum Pulse Width

Symbol	Parameter	Min Pulse Width	Units
PIO <sub>1</sub>	PIO Input Minimum Pulse Width	3(t <sub>CP</sub> /2)	ns

Figure 10. PIO Signal




#### **ICE Interface Signals**

Table 22. ICE Interface Timing Specifications

Symbol	Parameter	Conditions	Min	Max	Units
ICE <sub>0</sub>	NTRST Minimum Pulse Width		18.8		ns
ICE <sub>1</sub>	NTRST High Recovery to TCK High		1.2		ns
ICE <sub>2</sub>	NTRST High Removal from TCK High		-0.2		ns
ICE <sub>3</sub>	TCK Low Half-period		41.7		ns
ICE <sub>4</sub>	TCK High Half-period		40.9		ns
ICE <sub>5</sub>	TCK Period		82.5		ns
ICE <sub>6</sub>	TDI, TMS Setup before TCK High		0.5		ns
ICE <sub>7</sub>	TDI, TMS Hold after TCK High		0.6		ns
ICE	TDO Hold Time	C <sub>TDO</sub> = 0 pF	5.2		ns
ICE <sub>8</sub>	TDO Hold Time	C <sub>TDO</sub> derating	0		ns/pF
ICE	TCK Low to TDO Valid	C <sub>TDO</sub> = 0 pF		10.2	ns
ICE <sub>9</sub>		C <sub>TDO</sub> derating		0.063	ns/pF

Figure 11. ICE Interface Signal





#### **Document Details**

Title AT91M40800 Electrical Characteristics

Literature Number Lit# 1393B

**Revision History** 

Version A Publication Date: Sep, 2000

Version B Publication Date: 10-Dec-2001

Revisions Since Previous Version published on Intranet

Page: 1 "Features" "Fully Static Operation: 0 Hz to 40 MHz Internal Frequency Range at 3.0 V,

85°C" ..... frequency and range modified

Page: 4 "Reliability Data" paragraph modified and new table inserted. "Table 6 Reliability Data"

Page: 6 "Timing Results" Cross reference added to C<sub>SIGNAL</sub> part of equation.

Page: 8 Table 7. Master Clock Waveform Parameters. Values have been changed for Oscillator

Frequency and Oscillator Period. Some master clock parameters deleted.

Page: 10 Table 10. General-purpose EBI Signals. EBI<sub>4</sub>, Conditions are changed.

Page: 13 New table inserted. Table 13. Read and Write Control Signals. Capacitance Limitation.

This table adds understanding to EBI Signals Relative to MCK.

Version C Publication Date: 19-Nov-2004

Page 8 Changes in Table 7: new figures for t<sub>CH</sub> and t<sub>Cl</sub>, removed references to t<sub>r</sub> and t<sub>f</sub>. Updated

Figure 3 on page 8.



#### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

#### **Regional Headquarters**

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778

Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Iapan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033

Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Atmel Operations**

#### Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

#### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602

44306 Nantes Cedex 3, France

Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00

Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building

East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000

Fax: (44) 1355-242-743

#### RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0

Fax: (49) 71-31-67-0

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

#### Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine

BP 123


38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2004. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof are registered trademarks, and Everywhere You Are<sup>SM</sup> is the trademark of Atmel Corporation or its subsidiaries. ARM<sup>®</sup>, Thumb<sup>®</sup> and ARM7TDMI<sup>®</sup> are registered trademarks of ARM Ltd. Other terms and product names may be trademarks of others.



## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## Atmel:

AT91M40800-33AU AT91M40800-33AU-999