SoundPLUS™ High-Performance, Bipolar-Input AUDIO OPERATIONAL AMPLIFIERS

Check for Samples: OPA1602, OPA1604

FEATURES

- **SUPERIOR SOUND QUALITY**
- **ULTRALOW NOISE: 2.5nV/√Hz at 1kHz**
- **ULTRALOW DISTORTION: 0.00003% at 1kHz**
- **HIGH SLEW RATE: 20V/µs**
- **WIDE BANDWIDTH: 35MHz (G = +1)**
- **HIGH OPEN-LOOP GAIN: 120dB**
- **UNITY GAIN STABLE**
- **LOW QUIESCENT CURRENT: 2.6mA PER CHANNEL**
- **RAIL-TO-RAIL OUTPUT**
- **WIDE SUPPLY RANGE: ±2.25V to ±18V**
- **DUAL AND QUAD VERSIONS AVAILABLE**

APPLICATIONS

- **PROFESSIONAL AUDIO EQUIPMENT**
- **BROADCAST STUDIO EQUIPMENT**
- **ANALOG AND DIGITAL MIXERS**
- **HIGH-END A/V RECEIVERS**
- **HIGH-END BLU-RAY™ PLAYERS**

DESCRIPTION

The OPA1602 and OPA1604 bipolar-input operational amplifiers achieve very low 2.5nV/√Hz noise density with an ultralow distortion of 0.00003% at 1kHz. The OPA1602 and OPA1604 series of op amps offer rail-to-rail output swing to within 600mV with 2kΩ load, which increases headroom and maximizes dynamic range. These devices also have a high output drive capability of ±30mA.

These devices operate over a very wide supply range of ±2.25V to ±18V, on only 2.6mA of supply current per channel. The OPA1602 and OPA1604 are unity-gain stable and provide excellent dynamic behavior over a wide range of load conditions.

These devices also feature completely independent circuitry for lowest crosstalk and freedom from interactions between channels, even when overdriven or overloaded.

The OPA1602 and OPA1604 are specified from –40°C to +85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SoundPlus is a trademark of Texas Instruments Incorporated.
BLU-RAY is a trademark of Blu-ray Disc Association.
All other trademarks are the property of their respective owners.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2011, Texas Instruments Incorporated

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range (unless otherwise noted).

		VALUE	UNIT
Supply Voltage	V_S = (V+) – (V–)	40	V
Input Voltage		(V–) – 0.5 to (V+) + 0.5	V
Input Current (All pins except power-supply pins)		±10	mA
Output Short-Circuit(2)		Continuous	
Operating Temperature		–55 to +125	°C
Storage Temperature		–65 to +150	°C
Junction Temperature		200	°C
ESD Ratings	Human Body Model (HBM)	4	kV
	Charged Device Model (CDM)	1	kV
	Machine Model (MM)	200	V

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.
(2) Short-circuit to V_S/2 (ground in symmetrical dual supply setups), one amplifier per package.

PACKAGE INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	PACKAGE MARKING
OPA1602	SO-8	D	O1602A
	MSOP-8	DGK	OCKQ
OPA1604	SO-14	D	O1604A
	TSSOP-14	PW	O1604A

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

PIN CONFIGURATIONS

OPA1602
SO-8, MSOP-8
(TOP VIEW)



OPA1604
SO-14, TSSOP-14
(TOP VIEW)



Copyright © 2011, Texas Instruments Incorporated

ELECTRICAL CHARACTERISTICS: V_S = ±2.25V to ±18V

At T_A = +25°C and R_L = 2kΩ, unless otherwise noted. V_{CM} = V_{OUT} = midsupply, unless otherwise noted.

PARAMETER		CONDITIONS	OPA1602, OPA1604 MIN	TYP	MAX	UNIT
AUDIO PERFORMANCE						
Total Harmonic Distortion + Noise	THD+N	G = +1, f = 1kHz, V_O = 3V_{RMS}		0.00003		%
				–130		dB
Intermodulation Distortion	IMD	G = +1, V_O = 3V_{RMS}				
		SMPTE/DIN Two-Tone, 4:1 (60Hz and 7kHz)		0.00003		%
				–130		dB
		DIM 30 (3kHz square wave and 15kHz sine wave)		0.00003		%
				–130		dB
		CCIF Twin-Tone (19kHz and 20kHz)		0.00003		%
				–130		dB
FREQUENCY RESPONSE						
Gain-Bandwidth Product	GBW	G = +1		35		MHz
Slew Rate	SR	G = –1		20		V/µs
Full Power Bandwidth[1]		V_O = 1V_P		3		MHz
Overload Recovery Time		G = –10		1		µs
NOISE						
Input Voltage Noise		f = 20Hz to 20kHz		2.5		μV_{PP}
Input Voltage Noise Density	e_n	f = 100Hz		2.5		nV/√Hz
		f = 1kHz		2.5		nV/√Hz
Input Current Noise Density	I_n	f = 100Hz		2.2		pA/√Hz
		f = 1kHz		1.8		pA/√Hz
OFFSET VOLTAGE						
Input Offset Voltage	V_{OS}	V_S = ±15V		±0.1	±1	mV
vs Power Supply	PSRR	V_S = ±2.25V to ±18V		0.5	2	µV/V
Channel Separation (Dual and Quad)		f = 1kHz		-130		dB
INPUT BIAS CURRENT						
Input Bias Current	I_B	V_{CM} = 0V		±20	±200	nA
Input Offset Current	I_{OS}	V_{CM} = 0V		±20	±200	nA
INPUT VOLTAGE RANGE						
Common-Mode Voltage Range	V_{CM}		(V–) + 2		(V+) – 2	V
Common-Mode Rejection Ratio	CMRR	(V–) + 2V ≤ V_{CM} ≤ (V+) – 2V, V_S ≥ ±5V	114	120		dB
		(V–) + 2V ≤ V_{CM} ≤ (V+) – 2V, V_S < ±5V	106	120		dB
INPUT IMPEDANCE						
Differential				20k || 2		Ω || pF
Common-Mode				10^9 || 2.5		Ω || pF
OPEN-LOOP GAIN						
Open-Loop Voltage Gain	A_{OL}	(V–) + 0.6V ≤ V_O ≤ (V+) – 0.6V, R_L = 2kΩ, V_S ≥ ±5V	114	120		dB
		(V–) + 0.6V ≤ V_O ≤ (V+) – 0.6V, R_L = 2kΩ, V_S < ±5V	106	114		dB
OUTPUT						
Voltage Output	V_{OUT}	R_L = 2kΩ, A_{OL} ≥ 114dB, V_S ≥ ±5V	(V–) + 0.6		(V+) – 0.6	V
		R_L = 2kΩ, A_{OL} ≥ 106dB, V_S < ±5V	(V–) + 0.6		(V+) – 0.6	V
Output Current	I_{OUT}		See Typical Characteristics			mA
Open-Loop Output Impedance	Z_O	f = 1MHz		25		Ω
Short-Circuit Current	I_{SC}			+70/–60		mA
Capacitive Load Drive	C_{LOAD}		See Typical Characteristics			pF

(1) Full-power bandwidth = SR/(2π × V_P), where SR = slew rate.

Copyright © 2011, Texas Instruments Incorporated

ELECTRICAL CHARACTERISTICS: V_S = ±2.25V to ±18V (continued)

At T_A = +25°C and R_L = 2kΩ, unless otherwise noted. V_{CM} = V_{OUT} = midsupply, unless otherwise noted.

PARAMETER		CONDITIONS	OPA1602, OPA1604			UNIT
			MIN	TYP	MAX	
POWER SUPPLY						
Specified Voltage	V_S		±2.25		±18	V
Quiescent Current (per channel)	I_Q	I_{OUT} = 0A		2.6	3.2	mA
TEMPERATURE RANGE						
Specified Range			–40		+85	°C
Operating Range			–55		+125	°C

THERMAL INFORMATION

THERMAL METRIC(1)		OPA1602 D 8 PINS	OPA1602 DGK 8 PINS	UNITS
θ_{JA}	Junction-to-ambient thermal resistance	154.7	105.4	°C/W
θ_{JCtop}	Junction-to-case (top) thermal resistance	49.7	58.6	
θ_{JB}	Junction-to-board thermal resistance	107.9	64.2	
ψ_{JT}	Junction-to-top characterization parameter	2.5	14.1	
ψ_{JB}	Junction-to-board characterization parameter	106.7	66.5	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	—	—	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

THERMAL INFORMATION

THERMAL METRIC(1)		OPA1604 D 14 PINS	OPA1604 PW 14 PINS	UNITS
θ_{JA}	Junction-to-ambient thermal resistance	TBD	TBD	°C/W
θ_{JCtop}	Junction-to-case (top) thermal resistance	TBD	TBD	
θ_{JB}	Junction-to-board thermal resistance	TBD	TBD	
ψ_{JT}	Junction-to-top characterization parameter	TBD	TBD	
ψ_{JB}	Junction-to-board characterization parameter	TBD	TBD	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	TBD	TBD	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

Copyright © 2011, Texas Instruments Incorporated

TYPICAL CHARACTERISTICS

At T_A = +25°C, V_S = ±15V, and R_L = 2kΩ, unless otherwise noted.

INPUT VOLTAGE NOISE DENSITY AND INPUT CURRENT NOISE DENSITY vs FREQUENCY



Figure 1.

0.1Hz TO 10Hz NOISE



Figure 2.

VOLTAGE NOISE vs SOURCE RESISTANCE



Figure 3.

MAXIMUM OUTPUT VOLTAGE vs FREQUENCY



Figure 4.

GAIN AND PHASE vs FREQUENCY



Figure 5.

CLOSED-LOOP GAIN vs FREQUENCY



Figure 6.

Copyright © 2011, Texas Instruments Incorporated

TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C, V_S = ±15V, and R_L = 2kΩ, unless otherwise noted.

THD+N RATIO vs FREQUENCY



Figure 7.

THD+N RATIO vs FREQUENCY



Figure 8.

THD+N RATIO vs FREQUENCY



Figure 9.

THD+N RATIO vs FREQUENCY



Figure 10.

THD+N RATIO vs OUTPUT AMPLITUDE



Figure 11.

INTERMODULATION DISTORTION vs OUTPUT AMPLITUDE



Figure 12.

Copyright © 2011, Texas Instruments Incorporated

TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C, V_S = ±15V, and R_L = 2kΩ, unless otherwise noted.

CHANNEL SEPARATION vs FREQUENCY



Figure 13.

CMRR AND PSRR vs FREQUENCY (Referred to Input)



Figure 14.

SMALL-SIGNAL STEP RESPONSE (100mV)



Figure 15.

SMALL-SIGNAL STEP RESPONSE (100mV)



Figure 16.

LARGE-SIGNAL STEP RESPONSE



Figure 17.

LARGE-SIGNAL STEP RESPONSE



Figure 18.

Copyright © 2011, Texas Instruments Incorporated

TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C, V_S = ±15V, and R_L = 2kΩ, unless otherwise noted.

SMALL-SIGNAL OVERSHOOT vs CAPACITIVE LOAD (100mV Output Step)



Figure 19.

SMALL-SIGNAL OVERSHOOT vs CAPACITIVE LOAD (100mV Output Step)



Figure 20.

SMALL-SIGNAL OVERSHOOT vs FEEDBACK CAPACITOR (100mV Output Step)



Figure 21.

OPEN-LOOP GAIN vs TEMPERATURE



Figure 22.

I_B AND I_{OS} vs TEMPERATURE



Figure 23.

I_B AND I_{OS} vs COMMON-MODE VOLTAGE



Figure 24.

Copyright © 2011, Texas Instruments Incorporated

TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C, V_S = ±15V, and R_L = 2kΩ, unless otherwise noted.

QUIESCENT CURRENT vs TEMPERATURE



Figure 25.

QUIESCENT CURRENT vs SUPPLY VOLTAGE



Figure 26.

I_Q WARMUP
(Difference from I_Q at Startup, Per Channel)



Figure 27.

SHORT-CIRCUIT CURRENT vs TEMPERATURE



Figure 28.

OUTPUT VOLTAGE vs OUTPUT CURRENT



Figure 29.

OPEN-LOOP OUTPUT IMPEDANCE vs FREQUENCY



Figure 30.

Copyright © 2011, Texas Instruments Incorporated

APPLICATION INFORMATION

The OPA1602 and OPA1604 are unity-gain stable, precision dual and quad op amps with very low noise. Applications with noisy or high-impedance power supplies require decoupling capacitors close to the device pins. In most cases, 0.1µF capacitors are adequate. Figure 31 shows a simplified schematic of the OPA160x (one channel shown).

OPERATING VOLTAGE

The OPA160x series op amps operate from ±2.25V to ±18V supplies while maintaining excellent performance. The OPA160x series can operate with as little as +4.5V between the supplies and with up to +36V between the supplies. However, some applications do not require equal positive and negative output voltage swing. With the OPA160x series, power-supply voltages do not need to be equal. For example, the positive supply could be set to +25V with the negative supply at –5V.

In all cases, the common-mode voltage must be maintained within the specified range. In addition, key parameters are assured over the specified temperature range of T_A = –40°C to +85°C. Parameters that vary significantly with operating voltage or temperature are shown in the Typical Characteristics.



Figure 31. OPA160x Simplified Schematic

Copyright © 2011, Texas Instruments Incorporated

INPUT PROTECTION

The input terminals of the OPA1602 and OPA1604 are protected from excessive differential voltage with back-to-back diodes, as Figure 32 illustrates. In most circuit applications, the input protection circuitry has no consequence. However, in low-gain or G = +1 circuits, fast ramping input signals can forward bias these diodes because the output of the amplifier cannot respond rapidly enough to the input ramp. This effect is illustrated in Figure 17 of the Typical Characteristics. If the input signal is fast enough to create this forward bias condition, the input signal current must be limited to 10mA or less. If the input signal current is not inherently limited, an input series resistor (R_I) and/or a feedback resistor (R_F) can be used to limit the signal input current. This resistor degrades the low-noise performance of the OPA160x and is examined in the following *Noise Performance* section. Figure 32 shows an example configuration when both current-limiting input and feeback resistors are used.



Figure 32. Pulsed Operation

NOISE PERFORMANCE

Figure 33 shows the total circuit noise for varying source impedances with the op amp in a unity-gain configuration (no feedback resistor network, and therefore no additional noise contributions).

The OPA160x (GBW = 35MHz, G = +1) is shown with total circuit noise calculated. The op amp itself contributes both a voltage noise component and a current noise component. The voltage noise is commonly modeled as a time-varying component of the offset voltage. The current noise is modeled as the time-varying component of the input bias current and reacts with the source resistance to create a voltage component of noise. Therefore, the lowest noise op amp for a given application depends on the source impedance. For low source impedance, current noise is negligible, and voltage noise generally dominates. The low voltage noise of the OPA160x series op amps makes them a better choice for low source impedances of less than 1kΩ.

The equation in Figure 33 shows the calculation of the total circuit noise, with these parameters:

- e_n = Voltage noise
- i_n = Current noise
- R_S = Source impedance
- k = Boltzmann's constant = 1.38×10^{-23} J/K
- T = Temperature in degrees Kelvin (K)



Figure 33. Noise Performance of the OPA160x in Unity-Gain Buffer Configuration

BASIC NOISE CALCULATIONS

Design of low-noise op amp circuits requires careful consideration of a variety of possible noise contributors: noise from the signal source, noise generated in the op amp, and noise from the feedback network resistors. The total noise of the circuit is the root-sum-square combination of all noise components.

The resistive portion of the source impedance produces thermal noise proportional to the square root of the resistance. Figure 33 plots this equation. The source impedance is usually fixed; consequently, select the op amp and the feedback resistors to minimize the respective contributions to the total noise.

Figure 34 illustrates both inverting and noninverting op amp circuit configurations with gain. In circuit configurations with gain, the feedback network resistors also contribute noise. The current noise of the op amp reacts with the feedback resistors to create additional noise components. The feedback resistor values can generally be chosen to make these noise sources negligible. The equations for total noise are shown for both configurations.

Copyright © 2011, Texas Instruments Incorporated

A) Noise in Noninverting Gain Configuration



Noise at the output:

$$E_O^2 = \left(1 + \frac{R_2}{R_1}\right)^2 e_n^2 + \left(\frac{R_2}{R_1}\right)^2 e_1^2 + e_2^2 + \left(1 + \frac{R_2}{R_1}\right)^2 e_s^2$$

Where $e_S = \sqrt{4kTR_S}$ = thermal noise of R_S

$e_1 = \sqrt{4kTR_1}$ = thermal noise of R_1

$e_2 = \sqrt{4kTR_2}$ = thermal noise of R_2

B) Noise in Inverting Gain Configuration



Noise at the output:

$$E_O^2 = \left(1 + \frac{R_2}{R_1 + R_S}\right)^2 e_n^2 + \left(\frac{R_2}{R_1 + R_S}\right)^2 e_1^2 + e_2^2 + \left(\frac{R_2}{R_1 + R_S}\right)^2 e_s^2$$

Where $e_S = \sqrt{4kTR_S}$ = thermal noise of R_S

$e_1 = \sqrt{4kTR_1}$ = thermal noise of R_1

$e_2 = \sqrt{4kTR_2}$ = thermal noise of R_2

Note: For the OPA160x series of op amps at 1kHz, $e_n = 2.5nV/\sqrt{Hz}$ and $i_n = 1.8pA\sqrt{Hz}$.

Figure 34. Noise Calculation in Gain Configurations

Copyright © 2011, Texas Instruments Incorporated

TOTAL HARMONIC DISTORTION MEASUREMENTS

The OPA160x series op amps have excellent distortion characteristics. THD + noise is below 0.00008% (G = +1, V_O = 3V_{RMS}, BW = 80kHz) throughout the audio frequency range, 20Hz to 20kHz, with a 2kΩ load (see Figure 7 for characteristic performance).

The distortion produced by the OPA160x series op amps is below the measurement limit of many commercially available distortion analyzers. However, a special test circuit (such as Figure 35 shows) can be used to extend the measurement capabilities.

Op amp distortion can be considered an internal error source that can be referred to the input. Figure 35 shows a circuit that causes the op amp distortion to be gained up (refer to the table in Figure 35 for the distortion gain factor for various signal gains). The addition of R_3 to the otherwise standard noninverting amplifier configuration alters the feedback factor or noise gain of the circuit. The closed-loop gain is unchanged, but the feedback available for error correction is reduced by the distortion gain factor, thus extending the resolution by the same amount. Note that the input signal and load applied to the op amp are the same as with conventional feedback without R_3. The value of R_3 should be kept small to minimize its effect on the distortion measurements.

The validity of this technique can be verified by duplicating measurements at high gain and/or high frequency where the distortion is within the measurement capability of the test equipment. Measurements for this data sheet were made with an Audio Precision System Two distortion/noise analyzer, which greatly simplifies such repetitive measurements. The measurement technique can, however, be performed with manual distortion measurement instruments.

CAPACITIVE LOADS

The dynamic characteristics of the OPA1602 and OPA1604 have been optimized for commonly encountered gains, loads, and operating conditions. The combination of low closed-loop gain and high capacitive loads decreases the phase margin of the amplifier and can lead to gain peaking or oscillations. As a result, heavier capacitive loads must be isolated from the output. The simplest way to achieve this isolation is to add a small resistor (R_S equal to 50Ω, for example) in series with the output.

This small series resistor also prevents excess power dissipation if the output of the device becomes shorted. Figure 19 illustrates a graph of *Small-Signal Overshoot vs Capacitive Load* for several values of R_S. Also, refer to Applications Bulletin AB-028 (literature number SBOA015, available for download from the TI web site) for details of analysis techniques and application circuits.



SIGNAL GAIN	DISTORTION GAIN	R_1	R_2	R_3
+1	101	∞	1kΩ	10Ω
–1	101	4.99kΩ	4.99kΩ	49.9Ω
+10	110	549Ω	4.99kΩ	49.9Ω

(1) For measurement bandwidth, see Figure 7 through Figure 12.

Figure 35. Distortion Test Circuit

Copyright © 2011, Texas Instruments Incorporated

POWER DISSIPATION

The OPA1602 and OPA1604 series op amps are capable of driving 2kΩ loads with a power-supply voltage up to ±18V. Internal power dissipation increases when operating at high supply voltages. Copper leadframe construction used in the OPA160x series op amps improves heat dissipation compared to conventional materials. Circuit board layout can also help minimize junction temperature rise. Wide copper traces help dissipate the heat by acting as an additional heat sink. Temperature rise can be further minimized by soldering the devices to the circuit board rather than using a socket.

ELECTRICAL OVERSTRESS

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

It is helpful to have a good understanding of this basic ESD circuitry and its relevance to an electrical overstress event. Figure 36 illustrates the ESD circuits contained in the OPA160x (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where they meet at an absorption device internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.

An ESD event produces a short duration, high-voltage pulse that is transformed into a short duration, high-current pulse as it discharges through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent it from being damaged. The energy absorbed by the protection circuitry is then dissipated as heat.

When an ESD voltage develops across two or more of the amplifier device pins, current flows through one or more of the steering diodes. Depending on the path that the current takes, the absorption device may activate. The absorption device internal to the OPA160x triggers when a fast ESD voltage pulse is impressed across the supply pins. Once triggered, it quickly activates, clamping the ESD pulse to a safe voltage level.

When the operational amplifier connects into a circuit such as that illustrated in Figure 36, the ESD protection components are intended to remain inactive and not become involved in the application circuit operation. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given pin. Should this condition occur, there is a risk that some of the internal ESD protection circuits may be biased on, and conduct current. Any such current flow occurs through steering diode paths and rarely involves the absorption device.

Figure 36 depicts a specific example where the input voltage, V_{IN}, exceeds the positive supply voltage ($+V_S$) by 500mV or more. Much of what happens in the circuit depends on the supply characteristics. If $+V_S$ can sink the current, one of the upper input steering diodes conducts and directs current to $+V_S$. Excessively high current levels can flow with increasingly higher V_{IN}. As a result, the datasheet specifications recommend that applications limit the input current to 10mA.

If the supply is not capable of sinking the current, V_{IN} may begin sourcing current to the operational amplifier, and then take over as the source of positive supply voltage. The danger in this case is that the voltage can rise to levels that exceed the operational amplifier absolute maximum ratings. In extreme but rare cases, the absorption device triggers on while $+V_S$ and $–V_S$ are applied. If this event happens, a direct current path is established between the $+V_S$ and $–V_S$ supplies. The power dissipation of the absorption device is quickly exceeded, and the extreme internal heating destroys the operational amplifier.

Another common question involves what happens to the amplifier if an input signal is applied to the input while the power supplies $+V_S$ and/or $–V_S$ are at 0V. Again, it depends on the supply characteristic while at 0V, or at a level below the input signal amplitude. If the supplies appear as high impedance, then the operational amplifier supply current may be supplied by the input source via the current steering diodes. This state is not a normal bias condition; the amplifier most likely will not operate normally. If the supplies are low impedance, then the current through the steering diodes can become quite high. The current level depends on the ability of the input source to deliver current, and any resistance in the input path.

Copyright © 2011, Texas Instruments Incorporated

If there is an uncertainty about the ability of the supply to absorb this current, external zener diodes may be added to the supply pins as shown in Figure 36.

The zener voltage must be selected such that the diode does not turn on during normal operation. However, its zener voltage should be low enough so that the zener diode conducts if the supply pin begins to rise above the safe operating supply voltage level.



(1) $V_{IN} = +V_S + 500mV$.

Figure 36. Equivalent Internal ESD Circuitry and Its Relation to a Typical Circuit Application (Single Channel Shown)

Copyright © 2011, Texas Instruments Incorporated

APPLICATION CIRCUIT

An additional application idea is shown in Figure 37.



Figure 37. Audio DAC I/V Converter and Output Filter

Copyright © 2011, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
OPA1602AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	01602A	Samples
OPA1602AIDGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OCKQ	Samples
OPA1602AIDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OCKQ	Samples
OPA1602AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	01602A	Samples
OPA1604AID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	01604A	Samples
OPA1604AIDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	01604A	Samples
OPA1604AIPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA1604	Samples
OPA1604AIPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA1604	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA1602AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA1602AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA1604AIDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
OPA1604AIPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA1602AIDGKR	VSSOP	DGK	8	2500	346.0	346.0	29.0
OPA1602AIDR	SOIC	D	8	2500	367.0	367.0	35.0
OPA1604AIDR	SOIC	D	14	2500	367.0	367.0	38.0
OPA1604AIPWR	TSSOP	PW	14	2000	367.0	367.0	35.0

D (R–PDSO–G14) PLASTIC SMALL OUTLINE



NOTES:
A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
E. Reference JEDEC MS–012 variation AB.

D (R–PDSO–G14) PLASTIC SMALL OUTLINE



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC–7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC–7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW (R–PDSO–G14) PLASTIC SMALL OUTLINE



4040064–3/G 02/11

NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M–1994.
B. This drawing is subject to change without notice.
C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
E. Falls within JEDEC MO–153

PW (R–PDSO–G14) PLASTIC SMALL OUTLINE



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC–7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC–7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

D (R–PDSO–G8) PLASTIC SMALL OUTLINE



NOTES:
A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
E. Reference JEDEC MS–012 variation AA.

D (R–PDSO–G8) PLASTIC SMALL OUTLINE



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC–7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC–7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

DGK (S–PDSO–G8) PLASTIC SMALL–OUTLINE PACKAGE



4073329/E 05/06

NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
D. Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
E. Falls within JEDEC MO–187 variation AA, except interlead flash.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated